

B2  
sub  
D1

15. (Twice Amended) A process according to claim 13, wherein the first semiconductor regions are formed along the trench gates, and the second semiconductor regions connect the first semiconductor regions formed between the trench gates so as to form a ladder-shaped configuration.

**Please see the attached Appendix for the changes made to effect the above claims.**